A 1.7V 100mA capacitor-less CMOS low-dropout (LDO) regulator for system-on-chip applications which can both reduce board space and external pins is presented. By using a combination of fast transient improvement and frequency compensation method, the proposed LDO regulator provides a fast transient response, as well as good stability during the whole variation of load current. The proposed LDO regulator has been implemented in a 0.18μm CMOS process, and the active chip area is . mm 15 . 0 2 The voltage derivation is less than 30mV for the load current change between 0 and 100mA. The dropout voltage is about 300mV at 100mA load current.
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Introduction
Power management is a very important issue in portable electronic applications. Although linear regulators have a better transient response and less noise than the switching regulators, they are relatively inefficient. So the low-dropout regulators (LDOs) which are able to provide effective stabilization of the output voltage even when the difference between input and output voltage is less than 0.3V, are used more and more in electric equipments especially in communication systems.
The LDO regulators usually use a large-size PMOS transistor as the power transistor to drive high load current while achieving low dropout voltage. If we use a large off-chip load capacitor, then the large gate capacitance of the PMOS power transistor creates a low-frequency nondominant pole while the large off-chip load capacitor generates the lowfrequency dominant pole. So the uncompensated LDO regulator is unstable. The conventional compensation techniques usually use the zero generated by the load capacitor and its equivalent series resistance (ESR) to achieve the frequency compensation. So it has a narrow bandwidth and requires a huge load capacitor and ESR. Furthermore, we should carefully choose the value of the load capacitor and its ESR to ensure the stability of the LDO regulator, otherwise the LDO regulator will oscillate when the zero locates at too low (e.g., beyond the dominant pole) or too high frequency (e.g., far behind the unity-gain frequency). Different approaches have been reported to achieve the frequency compensation [1] [2] [3] [4] [5] . The simple and effective approach is adding a voltage buffer between the error amplifier and the power transistor. For example, in [1] , an emitter-follower has been adopted as a voltage buffer to drive the PMOS power transistor. The low output resistance of the emitterfollower allows the pole at the gate of the power transistor to be moved to higher frequency. The work in [2] proposed an LDO regulator which uses a current feedback amplifier to achieve the fast transient response and high slew rate. The work in [3] proposed a current buffer with dynamically-biased shunt feedback which only dissipates low quiescent current at no-load condition. The method can greatly improve the efficiency of the LDO regulator when the load current is low, while it can achieve the frequency compensation and good transient response. The work in [4] proposed another frequency compensation method which generated the low-frequency zero with a voltage-controlled current source instead of using the huge load capacitor and its ESR.
Traditional off-chip LDO regulator needs an up-to-µF output capacitor which will occupy huge area in the present integrated circuit process, so it is hard to meet the demands of system-on-chip (SoC) solutions. On-chip and local LDO regulators are utilized to power up sub-blocks of a system individually, so this can significantly reduce crosstalk and improve the voltage regulation. In addition, SoC designs with on-chip and local LDO regulators can reduce both board space and external pins significantly. In [5] , a high slew-rate amplifier with push-pull output stage is proposed to enable an ultra-low quiescent current LDO regulator with improved transient response. The proposed amplifier helps to improve stability of LDO regulator without using any on-chip compensation capacitors. The work in [6] proposed an LDO regulator which can improve the transient response using a current sensing capacitor and a current amplifier as a differentiator.
In this paper, we introduce a discharge current path and a charge current path into the LDO regulator, which can both greatly improve the transient response of the LDO regulator and achieve the frequency compensation. With the proposed compensation method, the transient response performance of the LDO regulator can be greatly improved.
Stability and Transient Analysis of Capacitor-less LDO Regulator

Stability analysis of conventional LDO regulator
The structure of a classical CMOS LDO regulator shown in Figure 1 
Here p C is the gate capacitance of the power transistor , PT M and 1 R is the output resistance of the error amplifier. The conventional frequency compensation techniques usually use the zero generated by the load capacitor and its ESR. So it has a narrow bandwidth and requires a huge load capacitor and ESR. Furthermore, if the ESR is too large or too small, then the LDO regulator will be unstable. 
Stability analysis of capacitor-less LDO regulator
Compared with the conventional LDO regulator, the capacitor-less LDO regulator does not use the large load capacitor. So we cannot use the zero generated by the large load capacitor and its ESR to compensate the LDO regulator. There are two poles of the LDO regulator which locate at the A Capacitor-less Transient-response-improved CMOS … 39 output of the error amplifier and the LDO regulator output. Figure 2 shows the structure and the small-signal scheme of the capacitor-less LDO regulator. The poles 1 P and 2 P can be expressed as: 
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The second pole 2 P is located at the LDO regulator's output as shown in Figure 2 (b) and is directly proportional to the load current. When the load current increases, the output resistance decreases and the pole 2 P moves to higher frequency. So the capacitor-less LDO regulator is usually stable when the load current is high. At low currents, the effective load resistance increases significantly. 2 P is then pushed to lower frequency in close proximity to the pole . The Miller compensation method [6] , which is shown in Figure 3 , is the most direct and effective capacitor-less LDO regulator compensation method. After adding the frequency compensation capacitor and resistor m C and , c R the pole 2 P can be re-expressed as:
A zero is generated as follows:
Based on the above analysis, the compensated capacitor-less LDO regulator is more stable when the load current increases, which is opposite with the conventional LDO regulators. Miller-compensated capacitor-less LDO.
Transient analysis of conventional LDO regulator
In general, conventional LDO regulators in Figure 1 use the large external capacitor to improve the transient load regulation [2] . The output capacitor stores potential energy equivalent to the output voltage. Thus, the change in output voltage is inversely proportional to the output capacitance. The output voltage ripple for a given load transient is reduced by increasing the output capacitance. This relationship becomes much more apparent when the load transients are much faster than the gain-bandwidth product, which is usually the case.
When the load current significantly increases from zero upto , , max load I the power transistor cannot respond immediately, so the load will sink current from the large external capacitor. The maximum of output transient 
Transient analysis of capacitor-less LDO regulator
The power transistor comprises the most important element in the LDO regulator transient response. It supplies current to the load impedance to develop the desired output voltage. The extremely large effective gate capacitance contributes the most devastating propagation delay owing to its slewing. The power transistor can only supply the desired current to the load when the gate voltage G V reaches steady-state after some time delay . However, it is not the best way to improve the transient response. When the load current changes from 0mA to 100mA, the output voltage drops through the power transistor gate voltage change. At the same time, the sensing role of the differentiator capacitor based on equation (10) declines as the voltage across it reduces. In order to enhance the sensing role of the differentiator capacitor c C must be far greater than the gate-drain capacitance GD C of the power transistor so that the kind of coupling can play a fast pathway. On the other hand, from the perspective of frequency compensation, the differentiator capacitor c C decreases the frequency of the right-half-plane zero as follows:
This results in loop stability degradation. Based on the above analysis, the coupling circuit must be designed to pass only the sensed output signal to the power transistor gate, while also to shield the influence of power transistor gate signal on the LDO regulator output. So a unilateral transient compensation path from the LDO regulator's output to the power transistor gate is required and the minimum delay must be ensured.
In the work in [6] , a fast pathway is added to pass the LDO regulator's output change to the power transistor gate, as shown in Figure 6 . It uses a capacitor f C to sense the output voltage transients and the OTA as a unilateral coupling circuit. In this circuit, the current signal through the sensing capacitance f C is converted to voltage signal by a transimpedance amplifier, and then the voltage signal can be inputted to the OTA, which inadvertently increases the response time of the transient compensation path. 
Proposed Transient Compensation and Frequency Compensation
The paper aims to improve transient response of the capacitor-less LDO regulator by establishing a new fast transient response path which completes the frequency compensation purposes at the same time. As shown in Figure  7 , this paper uses a transient improving path for load current rising from 0mA to 100mA. One end of the sensing capacitance C reflects the rise of the output voltage, and the current signal is amplified by the current mirror [7] , resulting in a larger instantaneous charging current to the power transistor gate and thereby speeding up the transient response.
From the perspective of frequency compensation, the small-signal analysis of the proposed discharging and charging path is shown in Figure  7 
Here ( ) 
With equations (13) and (17), the simple small-signal equivalent circuit of the proposed capacitor-less LDO regulator is shown in Figure 8 
Thus, the transfer function is given by:
( ) 
, 0
where . , 2 1 c c GD C C C So the two poles and three zeros are given by: By using a combination of fast transient compensation and frequency compensation, the proposed LDO regulator provides a fast transient response, as well as good stability during the whole variation of load current.
Circuit Design and Experimental Results
The proposed LDO regulator is designed and fabricated in a 0.18µm CMOS process. Figure 9 shows the complete schematic of the proposed LDO regulator. The micrograph of the fabricated LDO regulator is shown in Figure 11 and the core area occupation is 2 mm 15 . 0 including the bandgap reference circuitry. From the experimental results, we can see that the proposed LDO regulator keeps good stability without using any load capacitors. Table 1 shows a performance comparison of some previously reported LDO regulators with the proposed one. It is noted that the proposed LDO regulator has comparatively small load transient deviations and response time, attributed to the charge and discharge paths in the circuit. 
Conclusion
In this paper, an LDO regulator based on the proposed fast discharge and charge current paths has been presented. The proposed topology cannot only improve the transient response but also achieve the frequency compensation. The experimental results show that the recovery time of the LDO regulator is less than 15µs and the variation voltage is less than 30mV when the load current changes between 1mA and 100mA. The line and the load regulations are 4.3mV/V at 100mA load current and 330µV/mA at 2.6V supply. The reduced board real estate, pin count, and good transient response will greatly benefit the SoC designs.
